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Plasma-Induced Defect-Site Generation in Si
Substrate and Its Impact on Performance
Degradation in Scaled MOSFETs
Koji Eriguchi, Yoshinori Nakakubo, Asahiko Matsuda, Yoshinori Takao, and Kouichi Ono
Abstract—Plasma-induced ion-bombardment damage was
studied in terms of defect sites created underneath the exposed
Si surface. From the shift of capacitance–voltage (C–V ) curves,
the defect sites were found to capture carriers (being negatively
charged in the case of an Ar plasma exposure). This results in a
change of the effective impurity-doping density and the profile.
We also report that the defect density depends on the energy of
ions from plasma. A simplified and quantitative model is proposed
for the drain–current degradation induced by the series-resistance
increase by the damage. The relationship derived between the
defect density and the drain–current degradation is verified by
device simulations. The proposed model is useful to predict the
device performance change from plasma process parameters.
Index Terms—Capacitance, defect site, device simulation, drain
current, plasma-induced damage (PID).
I. INTRODUCTION
W ITH regard to the present-day process technology,plasma processing is widely used for fabricating finer
patterns with anisotropic features in advanced MOSFETs. In
general, plasma-induced damage (PID) is classified based on
the mechanism into charging damage, physical damage, and
radiation damage [1]. Physical damage is commonly associated
with the damage induced by high-energy ion bombardment on
material surfaces. Damage to the Si surface occurs during gate-,
offset-, and sidewall-spacer etch processes, resulting in Si
recess in the source/drain (S/D) extension region [2], [3] and the
creation of underlying defect site [4]. Recently, the relationship
between the recess depth (dR) and threshold-voltage shift was
modeled and confirmed by device simulations, where the defect
site was neglected [3]. However, the defect sites created (Si
vacancy, displaced Si, interstitial, dangling bond, etc. [5]) are
believed to be electrically active and possible sources of device
degradation. In some cases, the volume density was estimated
to be on the order of 1019 cm−3 [4]. Moreover, these sites are
difficult to remove by wet-etch and annealing processes [4], [6].
Kokura et al. [6] reported that the defects generated by CF4
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Fig. 1. Schematic illustration of damaged layer formation by plasma expo-
sure, leading to Si recess and defect-site creation. An offset-spacer etch process
is assumed in this figure. The damaged region (with defect sites) increases the
series resistance in the source/drain extension (SDE) region.
plasma exposures changed the impurity-doping profile, leading
to an increase in sheet resistance. Although the plasma-induced
defects in Si substrate have been analyzed by many researchers
[6]–[10], there have been few reports on the effects on device
performance. Therefore, it is extremely important to understand
the correlation between defect density and device parameters.
In this letter, we focus on the electrical feature and density of
defect site created by an Ar plasma. A relationship between
the density and the drain–current degradation is clarified by
considering a plasma-induced resistance increase. The model
is verified by device simulations.
II. IMPACTS OF PLASMA-INDUCED PHYSICAL DAMAGE
A. Defect-Site Generation During Plasma Processing
Fig. 1 shows mechanisms of plasma-induced physical dam-
age. This figure shows an offset-spacer etch process. As shown,
the damaged layer with defect sites is formed by an impact of
energetic ions accelerated in the plasma sheath. As analyzed
by ellipsometry and molecular dynamic simulations [3], [11],
the damaged layer consists of two regions, i.e., the surface
and interfacial layers (in this letter, we will abbreviate them
to SL and IL, respectively). The SL is composed of SiO2, due
to oxidation of heavily damaged region, and the IL, partially
oxidized or disordered Si, which is identified by spectroscopic
ellipsometry (SE) as a mixed layer consisting of crystalline Si
and SiO2 phases [3], [11]. As expected, during the subsequent
wet-etch step, the SL and a portion of the IL are stripped off.
However, as deduced from the results by Kokura et al. [6], some
defects are still present and expected to induce the variation
0741-3106/$26.00 © 2009 IEEE
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Fig. 2. Capacitance–voltage curves of metal/SL/IL/Si structure obtained by
a mercury probe for various bias powers PRF. The table lists the average
ion energy Ei(= q(Vp − Vdc)) and the calculated areal density of defect
site (Nd).
of impurity-doping profile as a carrier trapping site, because
they are not fully recovered by the subsequent annealing. Thus,
this mechanism is believed to exacerbate the variation of device
performance.
B. Analysis of Defect-Site Density
In this section, we experimentally clarify the electrical char-
acteristics and density range of defect sites created by the
plasma. N-type (100) Si (∼0.02 Ω · cm) was exposed to an
inductively coupled plasma (ICP) with Ar gas mixture for 30 s.
A sample without the exposure served as a reference. The
source ICP power was 300 W, and the pressure was 2.0×
10−2 torr. RF bias at 13.56 MHz (PRF) was applied with
various powers ranging from 0 to 100 W. Plasma diagnostics
determined the plasma potential (Vp ∼ 11.0 V) and the average
self dc bias (Vdc < 0). The present plasma configuration results
in a constant ion flux (Γi) to Si substrate [12] for all conditions
(Γi ∼ 5.0× 1016 cm−2 · s−1). Since the bias frequency is high
enough, the ion energy distribution function has a narrow
energy spectrum [13]. Thus, we define the average impacting
ion energy Ei as q(Vp − Vdc), where q is electronic charge.
Therefore, the incident ion energy was varied throughout the
experiments with Γi being constant.
We conducted capacitance–voltage (C–V ) measurement to
clarify the electrical feature of defects by using a mercury
probe without inducing any additional damage by forming an
electrode. As shown in Fig. 2, we evaluated the bias-voltage
shift (ΔVb) in C–V curves at 0.4× 10−8 F for various plasma-
exposed samples. As shown, ΔVb increases with an increase
in PRF. In addition, in the present case, Vb shifts toward the
positive direction. This implies that the defects are able to
capture negative charges (electrons). Thus, the defects are con-
sidered to trap or detrap electrons in accordance with applied
biases, i.e., in this case, electron trapping sites [4], [13]. Further
study is required to ascertain the energy level of these defects
in detail. By assuming that the defect sites are located within
the IL, one can estimate an areal defect density Nd from the
thickness of SL and IL [14]. The results are listed in the table
shown in Fig. 2. As shown, the estimated Nd increases with an
increase in Ei. From the IL thickness obtained by SE (∼2 nm)
[3], the estimated areal density range of Nd corresponds to an
average volume density on the order of ∼1019 cm−3, which is
consistent with the results by other methods [4]. Thus, we focus
on the peak volume density of defect which ranges from 0 to
1019 cm−3.
C. Model for Drain–Current Degradation By Defect Site
In order to clarify the plasma-induced device performance
degradation, we consider the case shown in Fig. 1 without the
recess (dR = 0). As discussed earlier, the defects are carrier
trapping sites, thus change the doping density and its profile in
the S/D extension (SDE) regions, resulting in increase in the
series resistance (Rdam), as shown in Fig. 1. By taking into
account the voltage drop by the series resistance [15], one can




(Vg − Vth − Vd/2)
(
Vd − 2Idamd Rdam
)
1 + θ · (Vg − Vth − Idamd Rdam) (1)
where Leﬀ is the effective channel length, μ is the effective
surface mobility, Cox is the dielectric capacitance, W is the
channel width, θ is a mobility-degradation coefficient, Vg is
the gate voltage, and Vth is the threshold voltage. Since the
PID under consideration does not affect the mobility in channel
region, one can let θ = 0. In the case of a low-drain bias case





where β′ = μCoxW/Leﬀ · (Vg − Vth − Vd/2). For simplicity,
in (2), we define Rdam = A× (n0 − ndam)−1 [14], where n0
and ndam are the effective dopant density in the SDE without
PID and the effective defect-site density, respectively. Note that
n0 depends on the peak concentration and the junction depth
(Xj), and ndam on the peak defect-site density (or Nd) and the
distribution depth (Xdam). A is the SDE structure-dependent
constant. From the experimental result [3], as aforementioned,
Xdam is a few nanometers; thus, Xj  Xdam. This means
that n0  ndam, i.e., (2Aβ′ + n0)  ndam. Therefore, one












This equation indicates that Idamd depends linearly on ndam.
D. Device Simulations
In order to investigate the device performance degradation
and to verify the relationship in (3), we performed 2-D technol-
ogy computer-aided design (TCAD) simulations for n-channel
MOSFETs. Gate dielectric thickness was 2 nm. The substrate
doping was 5× 1017 cm−3. The peak concentration of SD
region was 1× 1020 cm−3. The junction depth of SD was
120 nm. The peak concentration of SDE region (n0max) was
Authorized licensed use limited to: Kyoto University. Downloaded on December 21, 2009 at 20:00 from IEEE Xplore.  Restrictions apply. 
ERIGUCHI et al.: PLASMA-INDUCED DEFECT-SITE GENERATION IN Si SUBSTRATE 1277
Fig. 3. Normalized drain–current degradation as a function of defect-site
density for devices with various gate lengths. Id0 is the drain current of device
without PID. (Vg = 1.2 V, Vd = 0.05 V, Xdam = 2.0 nm).
1× 1019 cm−3 at the Si surface. Xj was 26 nm. At Xj ,
the density was 1× 1018 cm−3, and a Gaussian profile was
employed. The defect site by PID was introduced as the counter
doping [6] with its peak value (ndmax) at the Si surface. Xdam
was 2.0 nm. At Xdam, the density is 0.1× ndmax. We adopted
a Gaussian profile for the distribution tail. This assumption
is based on the impinging ion profile obtained by an etching
profile simulation [1], [4], [16]. This is also consistent with
the damage distribution model by ion implantation [5], [17].
Based on a Gaussian profile, n0 and ndam are in proportion
to n0max and ndmax, respectively. Details of other parameters
used in this letter are described elsewhere [3]. Fig. 3 shows the
simulated results. As shown, the drain current decreases with
the increase in ndmax, and the slope becomes steeper as the
gate length (Lg) becomes shorter. Fig. 3 also shows the results
estimated by (3). In this calculation, Leﬀ = Lg −ΔL(= 5 nm)
and μ = 210 cm2 · V−1 · s−1 were used. The n0 and ndam in
(3) are derived from n0max, ndmax, and the profiles (Xj and
Xdam). Other parameters were determined from TCAD data for
the references with various Lg . The good agreement between
TCAD data and (3) is shown. Since the defect-site density can
be determined from the PID analyses as performed in this letter,
one can predict the drain–current degradation from the PID data
by using (3).
III. CONCLUSION
A linear relationship between defect-site density and drain
current has been proposed. The model was verified by the
device simulations. The proposed quantitative model is useful
to estimate the device performance degradation from plasma
parameters (Γi and Ei) via Nd and IL thickness. Moreover, one
can quantify the damage by the device parameter change.
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